Native SystemC Assertion mechanism with transaction and temporal assertion support
نویسنده
چکیده
SystemC [1] is rapidly becoming the language of choice for ESL-centric design methodologies. It is set to become the framework for higherlevel flows above today’s RTL, and has three key components: modeling, synthesis and verification. High-level modeling particularly demonstrates the language’s versatility and advantages. Strong progress is also being made in higher-level synthesis. However, our view is that verification is currently the weak link.
منابع مشابه
Runtime Verification of Transaction Level SystemC Models using an Aspect-based Approach
With the increasing complexity of today’s system-on-chip (SoC) designs, taking advantage of transaction level modeling (TLM) is being more widespread. TLM allows better simulation performances and early system prototyping. Therefore, the quality of a transaction level model needs to be assured. In this paper, we present a fully automated runtime verification framework for the assertion-based ve...
متن کاملA Model for Assertion-Based Verification of TLM Designs
This report addresses assertion-based verification (ABV) and proposes a model for supervising semi-formal verification of temporal properties of TLM (transaction level modeling) descriptions. This modeling level of the SystemC language emphasizes the transactions (communications) in a SoC, considered at a very high level of abstraction. We define an observer-based model that can be used during ...
متن کاملAssertion-Based Verification of Transaction Level Models
Transaction Level Modeling with SystemC has become a de-facto industry standard for modeling of system-on-chip designs. The correctness of these models is therefore of crucial importance. In this paper, we propose a novel methodology to apply AssertionBased Verification to Transaction Level Models. The novelty is based on two contributions: (1) Using Aspect-Oriented Programming techniques permi...
متن کاملChecking Heterogeneous Signal Characteristics Applying Assertion-Based Verification
Heterogeneous system verification lacks on functional and formal verification methodologies. A verification gap exists between the different signal domains. To bridge this gap an assertion-based design method is essential. This requires the integration of the special analog characteristics in formal digital temporal assertions. Therefore, we defined a new set of mixed-signal assertions to impro...
متن کاملCHIMP: A Tool for Assertion-Based Dynamic Verification of SystemC Models
CHIMP is a tool for assertion-based dynamic verification of SystemC models. The various features of CHIMP include automatic generation of monitors from temporal assertions, automatic instrumentation of the model-under-verification (MUV), and three-way communication among the MUV, the generated monitors, and the SystemC simulation kernel during the monitored execution of the instrumented MUV. Em...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2006